

# Unconventional Computing Architectures with Reconfigurable Devices in the Cloud

Michaela Blott  
Distinguished Engineer  
Jan. 2019



Lucian Petrica, Giulio Gambardella, Alessandro Pappalardo,  
Ken O'Brien, me, Nick Fraser, Yaman Umuroglu (from left to right)

# Agenda

Background



Industry Context

Unconventional Computing Architectures

# Background



# Xilinx Research - Ireland

- Part of the worldwide CTO organization (9 out of 36)
- Including Xilinx University Program (Cathal, Katie)
- AI Lab expansion part-financed through   IDA Ireland
- Mission: Application driven technology development

Ivo Bolsens  
CTO



Kees Vissers  
Fellow



# Plus a Very Active Internship Program

- > **On average 4-6 interns at any given time**

- >> From top universities all over the world
- >> We are always looking for talent ;-)

- > **Overall**

- >> 70+ interns since 2007
- >> Many collaborations have come from this
- >> Many found employment




# Industry Context



“Trends meeting Technological Reality”



# Mega-Trend: The Rise of the Machine (Learning Algorithm)



## > Potential to solve the unsolved problems


- > Making solar energy economical, reverse engineering the brain (Jeff Dean, Google Brain 2017)



# What's the Challenge?

## Example: Convolutional Neural Networks

### *Forward Pass (Inference)*




For ResNet50:  
70 Layers  
7.7 Billion operations  
25.5 millions of weight

**Basic arithmetic, incredible parallel but Huge Compute and Memory Requirements**




# Compute and Memory for Inference

\*architecture independent  
 \*\*1 image forward  
 \*\*\* batch = 1  
 \*\*\*\* int8




# Mega-Trend: Explosion of Data

- > Astronomically growing amounts of data
  - >> More sensors
  - >> More users
  - >> More use cases: Genomics (DNA) **“Genomical”**




*Stephens, Zachary D., et al.*  
**"Big data: astronomical or genomical?."**

# Technology: End of Moore's Law & Dennard Scaling




Economics become questionable



Power dissipation becomes problematic




# Era of Heterogeneous Compute using Accelerators



- > **Diversification of increasingly heterogeneous devices and system**
  - >> Moving away from standard van Neumann architectures
- > **True Architectural innovation & Unconventional Computing Systems**

# Evidence: Heterogenous Data Centers



## Official At Last: Intel Completes \$16.7 Billion Buy of Altera

TECH • POINTCLOUD


f t in e

You May Like by Outbrain |>

This 34-year-old is a top trader and says anyone can get into it  
by GazetteLive | Sponsored

New Laser Eye Is Leaving Optometrists Baffled in Ireland  
by healthtoday.me | Sponsored

by Ideal Media



Insight 2016: AWS adding FPGA instances

# Unconventional at System Level: Diversification with Accelerator Support




HP Moonshot



IBM's OpenPower

> With accelerators moving closer to the CPU  
(OpenCAPI, CCIX, etc...)

# Evidence: Heterogeneous Devices



> From the Xilinx World: Evolution of FPGAs to **ACAPs**

**With reconfigurable computing, we can  
go even more unconventional:  
*some examples***






# Key-Value Stores

- customized data paths
- customized memory subsystem



# Key Value Stores - Background

> Many popular



Only store recent records

pool of x86-64 servers with M running

Up to 30% of



# Current Implementations

## > Multithreaded implementation (pthreads)

- >> Each request is a connection
- >> All threads execute `drive_machine()`, processes connections from one state to next, and switches over connection state
- >> Shared data structures (hash tables, value store,...)

## > Bottlenecked by:

- >> Synchronization overhead
  - Threads stall on memory locks, serializing execution for x86s
- >> TCP/IP is CPU intensive, interrupt intensive, too large to fit into instruction cache
- >> Last level cache ineffective due to random-access nature of the application (miss rate 60% - 95% on x86)


## > Performance significantly below 10Gbps line rate

- Intel Xeon (8cores): 1.34MRps, 200-300usec, 7KRPS/Watt

Receive & parse  
Hash lookup  
Value store access  
Format & transmit

```
drive_machine():  
while (!stop) {  
    switch(c->state) {  
        case connection_waiting:  
        case connection_closing:  
        ...  
        case new_command:  
            lock socket;  
            read from socket;  
            unlock socket;  
            parse;  
        case read_htable:  
            hash key;  
            lock hash table;  
            hash table access;  
            hash table LRU;  
            unlock hash table;  
        case write_output:  
        ...
```

# Dataflow Architectures to Scale Performance



- > Order of magnitude improvement in latency and best in class for jitter
- > 10Gbps demonstrated with a 64b data path @ 156MHz using 3% of FPGA resources


Source: [4] Blott et al: Achieving 10Gbps line-rate key-value stores with FPGAs; HotCloud 2013

# Deep Learning

- **customized precision arithmetic**



# Further unconventional at the Micro-Architecture, leveraging Floating Point to Reduced Precision Neural Networks




# Reducing Precision

## Scales Performance & Reduces Memory

- > Reducing precision shrinks LUT cost
  - >> Instantiate **100x** more compute within the same fabric
- > Potential to reduce memory footprint
  - >> NN model can stay on-chip => no memory bottlenecks


Precision	Modelsize [MB] (ResNet50)
1b	3.2
8b	25.5
32b	102.5



$C = \text{size of accumulator} * \text{size of weight} * \text{size of activation}$


# Reducing Precision Inherently Saves Power

## FPGA:



Target Device ZU7EV • Ambient temperature: 25 °C • 12.5% of toggle rate • 0.5 of Static Probability • Power reported for PL accelerated block only

## ASIC:



Source: Bill Dally (Stanford), Cadence Embedded Neural Network Summit, February 1, 2017








# Even More Unconventional: *Bit-Parallel vs Bit-Serial*

- > Furthermore, with bit-serial can provide run-time programmable precision with a fixed architecture



- > FPGA: Flexibility comes at almost no cost and provides **equivalent bit-level performance** at chip-level for low precision\*

# Summary




# Summary

- **Unconventional computing architectures emerge at data center, system and device level**
- **With reconfigurable computing we can go even more unconventional**
- **Leveraging customized dataflow architectures and memory subsystems, custom precisions**
  - To provide dramatic performance scaling and energy efficiency benefits
  - To enable new exciting trade-offs within the design space

# Challenges in Futures

- **Programming unconventional systems**
- **Benchmarking heterogeneous systems for specific applications**
  - That are fundamentally differently programmed
  - That exploit different points within the design space
- **How can you apply some of these concepts to other applications?**



# THANK YOU!

Adaptable.  
**Intelligent.**



More information can be found at:

<http://www.pyng.io/ml>